Investigation of AC and DC Electrical Properties and Surface Morphology of Al/TiO2/PSi/Al Nanostructure

M. E. Azim Araghi, E. Khalili Dermani*
Department of Physics, Kharazmi University

Abstract

In this research work nano porous silicon layers with different porosity were prepared by using electrochemical etching. Surface morphology and size of pores were investigated by scanning electron microscopy (SEM). TiO2 thin films with EBPVD method have been deposited on the surface of PSi layers. The influence of anodization conditions such as anodization time interval and current density on electrical properties and surface morphology of sandwich devices were carried out using I-V measurements. The results showed that, electrical properties were influenced by changes of current density and anodization time interval. We also investigated the AC electrical conductivity of Al/TiO2/PSi/Al sandwich devices over the range of frequency $10^2$ to $10^5$ Hz and temperature range 300 to 378 K. It is known that, over the range of frequency $< 10^3$Hz the band theory and over the range of frequency $> 10^3$Hz hopping mechanism is applicable in explaining the conductivity of TiO2/PSi thin films nano structures with aluminum electrodes.

Introduction

At present PSi (Porous Silicon) has been extensively applied in various fields such as dielectric materials, gas sensors and optoelectronic application due to luminescence properties at room temperature and large surface area [1-3]. PSi layers consist of a network of nanometer – sized silicon regions surrounded by void space. The PSi matrix is characterized by the dimensions of the pores, ranging from the micro porous

Keywords: Thin films, Sandwich devices, Electrical conductivity.

Received: 19 Dec 2012 Revised 18 Dec 2013
*Corresponding author: ensieh_khalili@yahoo.com
(d_{\text{pore}}<2\text{nm}), \text{meso porous (2nm<d}_{\text{pore}}<50\text{nm}) \text{ and macro porous (d}_{\text{pore}}>50\text{nm}) [4]. The most common method for fabrication PSi is electrochemical etching in HF-based solutions [5]. The variation of electrochemical conditions (current density, anodization time, composition of electrolyte) allow to change the silicon crystalline sizes in the wide range and vary the thickness of layers from 100 nm to 100\mu m [1]. In recent years, many efforts have been devoted to the preparation of sandwich devices, which consist of PSi and nano materials which can improve electrical and optical properties of PSi such as CdS, ZnO and ZnS [6]. The surface morphology and the electrical properties of PSi prepared from the single crystal silicon coated with a metal oxide film were showed obvious differences from that of the normal PSi. In order to modify the electrical properties of PSi for electronic and optoelectronic application, we can use the metal oxide thin film such as TiO$_2$ on the surface of PSi [7]. For its wide band gap, high refractive index and chemical stability [8], poly crystalline TiO$_2$ films are used for a variety of applications such as dye-sensitized solar cells [9], dielectric application [10], self-cleaning purposes [11] and photo catalytic layers [12]. Nano crystalline TiO$_2$ films consist of small particles with diameters less than 1\mu m, which are densely packed and form a highly porous structure [13]. A large number of investigations have been carried out on electrical and optical properties of porous silicon and TiO$_2$ thin film [14-15], but relatively little work has been done on the properties of porous silicon coated with TiO$_2$ thin film [16]. In this research work we prepared PSi samples with electrochemical etching and TiO$_2$ thin films have been deposited with EBPVD (Electron beam physical vapor deposition) method on the surface of PSi layers. The effect of anodization condition on morphology and electrical properties of samples has been investigated. Finally we describe the DC and AC electrical properties of Al/TiO$_2$/PSi/Al nano structures at different room temperatures.

**Experimental Method**

Monocrystal silicon substrates of p-type, B-doped, (100) orientation, resistivity of 0.05 \Omega\cdot\text{cm} and thickness of about 525\mu m were cut in to 1cm$^2$ square plates. An ohmic
contact was obtained by evaporating a thin Al film on the back side of the wafer. Before anodization, the samples were immersed in the HF aqueous solution to remove native oxide from the silicon surface, and washed with RCA (Radio Corporation America) method. The PSi layer was obtained by anodization in a (1:3:1) HF (%38):C₂H₅OH (%98):H₂O solution. Anodization was carried out with a platinum cathode. The current density and anodization time were varied from 15-35 (mA/cm²) and 20-40 minutes respectively. The porosity of PSi layers was found using gravimetric method [17]. The samples were then immersed in ethanol, dried in the air, and placed in the electron-beam evaporation chamber for deposition of the TiO₂ layers. The TiO₂ metal oxide tablet-target was deposited with thickness of about 43 nm by using electron-beam evaporation. After the deposition process was completed, the thin films were annealed at 500 °C for 20 minutes. The TiO₂ thin films were coated with aluminum electrode as the metal contact. Metal contact was deposited by using thermal evaporation method. Finally, the samples were characterized. The crystalline properties of the TiO₂ thin films were obtained by an X-ray diffract meter (Equinox 3000) with wavelength of CuKα₁ radiation. The morphology of all the PSi layers and TiO₂ thin film were recorded with a PhilipsXL30 scanning electron microscope (SEM). For DC electrical properties I-V measurements have been obtained by using a Kithley 610C electrometer. Finally the AC electrical conductivity was investigated by using MT 4080 LCR meter in different room temperatures.

Results and Discussion

1. Surface morphology

The variation of porosity in samples prepared with various anodization time intervals and the current density is presented in Table 1. We can see that, the porosity of PSi depends on anodization time and current density. The porosity increases with increasing current density and anodization time. The porosity of samples was calculated via the following formula [17]:

\[ \text{Porosity} = \frac{W_{\text{original}} - W_{\text{annealed}}}{W_{\text{original}}} \times 100 \]
\[ P = \frac{m_1 - m_2}{m_1 - m_3} \]  

Where \( m_1 \) and \( m_2 \) are the masses of the samples before and after anodization, respectively, and \( m_3 \) is the mass after dissolution of the porous layers in NaOH solution. Fig. 1 shows the morphology and pore size of samples with various anodization time intervals and current density. The electron micrograph of samples reveals that for samples with lower current density and anodization time, the pore diameters are smaller than the samples with higher current density and anodization time.
Fig. 2 illustrates the XRD pattern of TiO₂ thin films which was deposited at room temperature and annealed at 500 °C for 20 minutes. It was found the film to be polycrystalline having anatase phase with lattice parameter a=0. 3785 nm matching well that of the reference data. The (101) lattice plane diffraction peak is observed to have the highest intensity.

The surface morphology of TiO₂ thin films is presented by SEM method. The SEM image (Fig. 3) shows that the presence of TiO₂ nano particles combined together and formed a thin film. The average grain size of nano particles is about 73 nm.

### 3-2 DC electrical properties

The DC electrical properties of Al/TiO₂/PSi/Al sandwich devices were analyzed by performing I-V measurement of the thin films. All measurements were taken in dark conditions. A strong non-linear effect showed in Fig. 4. From the graph, it showed that the samples exhibit a rectifying junction response with applied voltage. With deposition...
TiO$_2$ on the surface of PSi we have a p-type/n-type semiconductor contact between TiO$_2$ and PSi. With applied forward voltage, forward current increased exponentially by applying a voltage. Increasing current density or anodization time interval increases the current for all forward biases, due to increasing the porosity of layers and increased the large surface area.

Fig. 3. SEM image of TiO2 thin film (the average grain size is 73 nm)

Fig. 4. I-V characteristic curves of Al/TiO$_2$/PSi/Al structures with different porosity
3-3 AC Conductivity

The AC electrical conductivity was calculated from the below equation:

\[ \sigma_{AC} = \omega c \tan\sigma \]  

Where \( \omega \) is the angular frequency, \( c \) is the capacitance and \( \tan\sigma \) is the dissipation factor.

The measurement performed for the sample was made with 35 (mA/cm\(^2\)) current density and 20 minutes anodization time. The results are shown in Fig. 5. The conductivity data exhibit strong frequency dependence. It was found that at low frequencies the conductivity decreases with increasing frequency at constant temperature, but in high frequencies the conductivity increases with increasing frequency. The conductivity is a decreasing function of frequency in the case of band conduction and an increasing function of frequency in the case of conductivity by hopping mechanism. Over the range of frequency \(< 10^3\) Hz the band theory is applicable to explain the conduction process in Al/TiO\(_2\)/PSi/Al nano structures and in the range of frequency \(>10^3\), the increasing of slope with increasing frequency connected with hopping conduction mechanism [18].

The conductivity of a semiconductor material can be expressed as [19]:

\[ \sigma = \sigma_{DC} + \sigma_{AC} \]  

The first part is the DC conductivity which is due to band conduction. The second part of this relation is pure AC conductivity which is due to correlated barrier hopping (CBH) process. In general the AC conductivity has a frequency dependence given by

\[ \sigma_{AC} = A\omega^S \]  

Where \( A \) and \( S \) are characteristic parameters which depend both on temperature. The temperature dependence of the index \( S \) can be expressed as [20]:

\[ S = 1.6 K T/W_M \]  

Where \( W_M \) is the maximum barrier height. A decrease of \( W_M \) upon the temperature increase was observed. It can be seen that the value of the S decrease with increasing temperature [20]. Also the index S can be determined from the slope of the \( \ln\sigma-\ln\omega \) curve [21]. The values of S have been collected in table. 2. It can be seen the agreement of the decrease of S with temperature with the CBH model described by equation 4.
Table 2. Dependence of the index $S$ on temperature and frequency

<table>
<thead>
<tr>
<th>Frequency range</th>
<th>300K</th>
<th>316K</th>
<th>355K</th>
<th>378K</th>
</tr>
</thead>
<tbody>
<tr>
<td>100-1000 Hz</td>
<td>0.0865</td>
<td>0.0842</td>
<td>0.0708</td>
<td>0.0595</td>
</tr>
<tr>
<td>1000-10000Hz</td>
<td>0.152</td>
<td>0.136</td>
<td>0.107</td>
<td>0.0899</td>
</tr>
<tr>
<td>10000-100000Hz</td>
<td>0.253</td>
<td>0.230</td>
<td>0.217</td>
<td>0.213</td>
</tr>
</tbody>
</table>

Conclusion

PSi layers with different anodization parameters such as current density and anodization time interval were prepared and TiO$_2$ thin films were deposited with an EBPVD method on the surface of PSi layers. We investigated the morphology of all PSi layers and TiO$_2$ thin film by electron microscopy. The SEM image shows the porosity of layers increase with increasing current density and anodization time. The effects of current density and anodization time interval on electrical properties were investigated by performing I-V measurement. All samples showed rectifying junction response with applied voltage. We also studied the temperature dependence of the AC electrical conductivity in the Al/TiO$_2$/PSi/Al nanostructures. The results show that over the range of frequency $< 10^3$ Hz the band theory and over the range of frequency $> 10^3$ Hz the hopping mechanism with power is applicable to explain the conduction process in Al/TiO$_2$/PSi/Al nanostructures.

Fig. 5. Dependence of AC conductivity on frequency at different constant temperatures
References

